In this paper, we propose a polar-based 8-PSK demapper for DVB-S2 receivers. This demapper computes the LogLikelihood Ratio (LLR) of the transmitted bit using the polar coordinate of the received 8-PSK symbol. Thanks to interpolation and approximation, the resulting demapper outperforms the classical LLR receiver based on Cartesian coordinates. Simulation shows almost no degradation compared to the optimal LLR generation for a 5-bit input precision of the Low-Density Parity-Check (LDPC) decoder 1 .
INTRODUCTION
In the Digital Video Broadcast-Satellite 2 (DVB-S2) standard, the demodulation is done in four successive steps: time synchronization followed by frequency synchronization, phase correction, and the generation of the Log Likelihood Ratio (LLR) of the transmitted bits [1] before entering the LowDensity Parity Check-Code (LDPC). In [2] , the authors presented a synchronization method using polar coordinates. In this paper, we extend the use of polar coordinates to also compute the LLR. When using an 8-PSK modulation (see Fig. 1 ), assuming an Additive White Gaussian Noise (AWGN) channel, the exact computation of the LLR L i , associated to the three bits b i , i = 0, 1, 2 of the 8-PSK symbol is given by 
where C 0 i (respectively C 1 i ) is the subset of the points of the constellation so that the i th bit, i ∈ {0, 1, 2}, is equal to b i = 0 (respectively, b i = 1), y is the received point from the channel and σ 2 is the variance of the noise. This expression
Fig. 1. Modulation 8-PSK and its associated binary mapping
is too complex to compute directly and could be simplified using an approximation. In this paper, we propose a different approach by directly approximating eq. (1) in the polar domain, i.e. by using the modulus ρ and the phase θ of the received point y = ρe jθ as shown in Fig. 2 . Since the polar coordinate is the natural base to represent the 8-PSK modulation, the resulting demapper is much simpler than the LLR receiver based on Cartesian coordinates.
The remainder of the paper is organized as follows. Sec. 2 briefly reviews the techniques used in the state of the art to compute the LLRs. Sec. 3 explains the quantization rules for the output LLRs and the input polar coordinates. Sec. 4 describes the approximation of the ideal model by linear interpolations. Sec. 5 gives simulation results and complexity estimation. Finally, Sec. 6 summerizes the paper with some conclusive remarks.
STATE-OF-THE-ART
In this section, we briefly describe the conventional LLR computation. First, the logarithm of a sum of exponentials can be simplified by considering only the most significant term inside a logarithm (max-log approximation), i.e.
Fig. 2.
Steps of DVB-S2 transmission
Using this approximation, eq. (1) can be rewritten as
where D j , j = 0, 1, . . . , 7 is given by
and the index m stands for "max-log approximation". The computation of L m can be further reduced using:
where c
The complexity of the computation of (4) has two components: first, (4) implies the selection of the two closest points for i = 0, 1, 2. Among those 6 points, 3 are identical and correspond to the closest point of the 8-PSK constellation to the received symbol y, i.e., there are in fact only 4 distances. Second, (4) requires the computation of 4 quadratic distances in the complex domain, 3 subtractions and finally, 3 normalizations by the 1/2σ 2 factor. Most of the state of the art deals with the computation of (4), with methods to determine the points c 0 i and c 1 i , for i = 0, 1, 2, as described in [3] , [4] .
Another way to approximate L is to use directly the received in-phase and in-quadrature signal [5] . This method can 
associated with a Gray mapping. In this case, the LLRs can be approximated using I, Q and a scaling factor given by the ratio of the signal amplitude ρ multiplied by one over the noise variance σ 2 :
This 8-PSK constellation is similar to the DBV-S2 8-PSK constellation with a rotation of π/8. Thus, performing a rotation of −π/8 of the received point allows to use directly this method. The computation of L g seems very simple, since it requires only 4 multipliers (one to compute A ρ σ 2 , plus 3 for each L i g values). Nevertheless, the computation of ρ = I 2 + Q 2 is not straightforward. Moreover, it requires also a rotation of −π/8 in order to be applied in the context of the DVB-S2 standard. Finally, L g gives only a rough approximation of L.
QUANTIZATION RULES
In this section, we define a method to derive the fixed point model from the floating point model. Fig. 3 shows the three steps of the quantization process. The first two steps are to determine the quantization rules to obtain the LLR quantized on n b bits (the input of the LDPC decoder, see Fig. 3 .a) and then quantize the input ρ and θ (see Fig. 3 .b). The third step is the linear approximation of the ideal quantized function (see Fig. 3 .c). In this section, only the first two steps are described. The last step is presented in Section 4. 
Quantization of LLR values
The quantization law to obtain the quantized versionL i (y) of L i (y) coded on n b bits is given in equation (8): . For each code rate, the value of R is determined by simulation. Fig. 4 shows the output Bit Error Rate (BER) for energy per symbol over noise (E s /N 0 ) equal to 6.62 dB (rate 2/3 LDPC) and 7.91 dB (rate 3/4 LDPC) with 8-PSK modulation. The LLR are quantized on n b = 5 bits. The LDPC decoding algorithm used in the simulation is the min-sum algorithm with vertical scheduling, similar to the one presented in [7] . To reduce the time of simulation, the number of decoding iterations is limited to 20. The curve shows that the optimal value for these two code rates is by R = 6.0.
Quantization of polar coordinate
We propose to use polar coordinate to simplify the LLR computation. Thus, each received points will be first transformed in polar coordinates y = ρe jθ ; then ρ ∈ [0, +∞) and θ ∈ [0, 2π) are quantized intoρ andθ respectively on n ρ and n θ bits according to the rules: From the integer value ofρ andθ, the quantized value ρ Q and θ Q are given by
From ρ Q and θ Q , the quantized value y Q of y is given by
In practice, we select the number of bits of n ρ and n θ so that the absolute quantization error ofL is bounded by 1. In other words, ∀y, |L i (y) −L i (y Q )| ≤ 1. We obtained n ρ = 5 bits, R ρ = 3.2 and n θ = 7. Figures 5 shows an example of polar quantization grid for n ρ = 5, R ρ = 3.2 and n θ = 5.
The quantization rules are now fixed (see Fig. 3 .b). In the next chapter, we study the approximation of the LLR (see Fig.  3 .c).
APPROXIMATION OF LLR COMPUTATION
Using the quantization rules (8) with the value of R = 6.0, we plot on Fig. 6 the quantized LLR valueL i , i = 0, 1, 2 forρ = 10 (ρ Q = 1, according to (11)) as a function ofθ (θ Q = 2πθ/128 rd, according to (10)). The quantized LLR has a very regular periodic triangular shape that can be easily interpolated. Fig. 7 shows the variation ofL 0 for several values of ρ as a function ofθ. One can note the periodic triangular shape, except for high value of ρ due to the saturation process between -15 and 15 (n b = 5 bits). We can see that the LLR can be approximated by a piecewise linear function. The shape of this function does not depend on the value of σ. To avoid the direct computation of the LLRs, we propose to approximate L i by a simple piecewise linear function defined as: where s i (θ) is a function that defines the sign of the i th LLR, h i (θ) performs translation, symmetry and saturation onθ so that h i (θ) belongs to [0, 31] and α is a scaling factor that minimizes the BER at the output of the LDPC decoder. The computation of h 0 (θ) and s 0 (θ) is given in Algorithm 1. For the computation of h 1 (θ) and s 1 (θ), step a in Algorithm 1 is replaced by h 1 (θ) = (θ − 2 n θ −4 − 2 n θ −2 ) mod 2 n θ , steps b, c and d remain unchanged. The computation of h 2 (θ) and s 2 (θ) is given in Algorithm 2. Fig. 8 shows the steps of the quantization process to computeL 0 . The same architecture can be conceived to computẽ L 1 andL 2 . The value of α is set to α = 2 −4 + 2 −6 in order to have both good performance and to reduce the productρ × α to a simple addition of two binary shifted versions ofρ. The value ofρ×α is coded on 9 bits. It is then multiplied by h i (θ) coded on 5 bits to produce a result on 14 bits. The saturation and quantization unit reduced the final result from 15 bits to 5 bits. Note also that the final multiplication by s i (θ) = ±1 is a simple change of sign that doesn't require a multiplier.
Algorithm 2: Computation of h 2 (θ) and s 2 (θ) Fig. 9 shows the BER as a function of the SNR for a 2/3 and a 3/4 LDPC code rate (code size equals to N = 64800 bits).
SIMULATION RESULTS
We can see that the performance of our proposed method is quite similar to the optimal one. 
We can notice that the polar approximation is slightly more accurate than the max-log method [4] and, overall, is simpler to implement. In terms of performance, both maxlog approximation and polar approximatoin lead to similar results. The main application domain of the polar LLR computation is for "polar based" demodulator [2] , since it avoid the use of a CORDIC to transform back polar coordinates to cartesian coordinnates.
CONCLUSION
This paper proposes a novel approach for the demapping of 8-PSK modulation. The idea is to use polar coordinates instead of Cartesian coordinates. The polar domain allows approximating the LLR using simple linear interpolation. This kind of function is very simple to compute and allows us to obtain a better reliability and lower complexity than the stateof-the-art methods. This approach is particularly well suited for demodulator that uses polar-based coordinates to perform some of the synchronization tasks, since it avoids a polar to Cartesian transformation.
The method can be extended to the 16-APSK or the 32-APSK modulations, since the plot of LLR as a function of θ gives also triangular shapes. In other words, the method shown in the paper can serve as a basis for implementing all PSK modulations in the DVB-S2 standard.
